

6.896

4.7.2004

LIS.1

BRADLEY C KUSEMAN

# "VLSI"


Now we switch gears + talk about the physical design of circuits. Circuits take area on a chip, or volume in a computer. ~~The goal is to design circuits,~~ We can analyse circuits for their area just like for their time.

VLSI circuits are drawn with rectangles

## Sidebar: Rects Color Code

polysilicon	RED	
N-diffusion	<del>YELLOW</del>	<del>Field effect</del>
<del>P-diff</del>	GREEN	<del>Transistor</del>
	<MAGIC>	
	YELLOW (WASTE)	

use MAGIC colors



When you cross green + red you set a transistor.

~~Three regions:~~

- A = all red
- B = green on top of red
- C = green below red


- Metal
- Oxide
- Semiconductor
- Field Effect
- Transistor

This is an N-FET because it uses N-diffusion

3 Regions:


- A - all red area
- B = green on top above red
- C = green below red

In schematic this is



6.896 4-7-04 IS.2

N-FET behavior: (A switch)



But the ~~switch~~ N-FET is only good at transmitting 0's.


P-FET

Co.D  
to sidebar:

P-diffusion


BROWN (MAGIC)

GREEN (WASTE)



P-FET  
Opposite behavior


~~A=0 open~~  
A=0 ⇒ closed, passes 1's well  
A=1 ⇒ open



"Bubble means P-FET"  
"active low"

N-FET


A=0 open  
A=1 ⇒ closed, passes 0's well



No bubble = NFET  
"active high"

6.896 4-7-04 15.3

VLSI is a club sandwich



Bottom layer:	substrate		
next:	diff-siun + poly		
next:	metal 1	(blue)	[add to side bar]
next:	metal 2	(purple)	[add to sub bar]

Old Days:

1 or 2 layers of metal


flat wide wires



Now:

20 layers of metal

tall thin wires



(For EE's)

Implications: in old days capacitive coupling mostly between wire + substrate.  $C = O(\text{Area of rectangle})$


Now: most ~~cap~~ coupling is between adjacent wires.

$C = O(\text{Perimeter of rectangle})$

Lots of cross talk.

6.896 4-7-04 12.4


A circuit layer connected by vias




Build a 3-D maze of conductor out of metal.

Angles: We'll stick to  $90^\circ$  angles  
Modern technologies include  $45^\circ$  + other angles.

ONLY a constant factor for analysis:




Design Rules:



Can be combined to "center-to-center separation"


Can draw the lines on a grid, + capture all info.




6.896 4.7-04 15.5

A CMOS Inverter.

Schematic:




How it works




The P-FETS are used to pass 1's, the NFETS to pass 0's.

6.896 4.7.04  
15.6

Inverter layout




a repeater:



B = A

WRONG NFET must be a good 1

Must use two metals



Q: why would you want a repeater?

A: Transmit long distance, a repeater takes a poor 1 + restores it to a good 1.

6.896 4-7-04

15.7

NAND GATE:


TRUTH TABLE

A	B	X
0	0	1
0	1	1
1	0	1
1	1	0

LOGIC SYMBOL




ELECTRONIC SCHEMATIC



If A or B is 0 then output is 1 it makes  
 If A + B are both 1 then output is 0 is made.

LAYOUT



Exercise: ~~Design~~ Design + Draw a 2-input NOR gate

6.896 15.8 4.7-04





Side-Trip: De Morgan's Law

Let  $A$  be a circuit comprising inverters, ANDs, ORs, inputs, outputsLet  $\bar{A}$  be the circuit with all ANDs replaced by ORs, + all ORs replaced by ANDs.Then if we add inverters to the inputs + outputs of  $\bar{A}$ we get a  $\hat{\text{circuit}}$  functionally equivalent to  $A$ 

[De Morgan's Law]

Proof: By induction on circuit size.

Base cases




Inductive step:

 $A =$ 

"

By ind. hyp



"

cancel a





6.896 4.7-04 ~~1.8~~

15.9


A bigger example:  $F = \overline{A \cdot B + C \cdot D}$

Need: a path to 0 iff  $F$  is false

a path to 1 iff  $F$  is true

The N-side (path to 0)


N-fets create path w/  $\overline{A \cdot B + C \cdot D}$  is false,  
i.e.  $A \cdot B + C \cdot D$  is true



The P-side: path to 1 if  $\overline{A \cdot B + C \cdot D}$  is true.

Path made of P-FETs, so all inputs must be inverted to make the p-fets switch on. Use DeMorgan

$$\overline{A \cdot B + C \cdot D} \equiv (\overline{A + B}) \cdot (\overline{C + D})$$



Exercise: Design Electrical-Level circuit for  $F = \overline{(A+B+C) \cdot D}$